ShiftRegister Project Status (05/10/2013 - 11:32:52) | |||
Project File: | ShiftingManyWorlds_Lab5.xise | Parser Errors: | No Errors |
Module Name: | ShiftRegister | Implementation State: | Synthesized |
Target Device: | xc3s100e-4cp132 |
|
No Errors |
Product Version: | ISE 14.4 |
|
No Warnings |
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: | System Settings |
|
Device Utilization Summary (estimated values) | [-] | |||
Logic Utilization | Used | Available | Utilization | |
Number of Slices | 16 | 960 | 1% | |
Number of Slice Flip Flops | 28 | 1920 | 1% | |
Number of 4 input LUTs | 4 | 1920 | 0% | |
Number of bonded IOBs | 37 | 83 | 44% | |
Number of GCLKs | 1 | 24 | 4% |
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | Current | Fri May 10 11:32:51 2013 | 0 | 0 | 0 | |
Translation Report | ||||||
Map Report | ||||||
Place and Route Report | ||||||
Power Report | ||||||
Post-PAR Static Timing Report | ||||||
Bitgen Report |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
ISIM Simulator Log | Out of Date | Sat Aug 29 22:49:38 2009 |