

# AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems

IMSE: Inst. of Microelectronics, Seville  
 Antonio Acosta-Jiménez, Luis A. Camuñas, Jesús Costas-Santos, Bernabé Linares-Barranco (coordinator), Rafael Serrano-Gotarredona, Teresa Serrano-Gotarredona


INI: Inst. of Neuroinformatics, UNI-ETH Zürich  
 Tobi Delbruck, Patrick Lichtsteiner, Matthias Oster, Adrian Whatley, Sam Zahnd, Rodney Douglas, Shih-Chii Liu

UIO: Department of Informatics, University of Oslo  
 Philipp Häfziger, Håvard Kolle Riis, Tor Sverre Lande



USE: University of Seville  
 Anton Civit, I. García-Vargas, F. Gomez-Rodriguez, G. Jiménez, A. Linares-Barranco, L. Miro, R. Paz, M.A. Rodríguez, R. Senhadji-Navarro

We describe the construction and characterization of an event-based hardware vision system (CAVIAR) that learns to classify spatio-temporal trajectories.

CAVIAR components emulate parts of biological visual pathways. They compute on incoming spikes and provide outgoing spikes. Cells are connected by asynchronous digital buses carrying their spike addresses using the Address-Event Representation (AER).



Our characterization so far showed that stimuli of two different shapes on a rotating disk could simultaneously be discriminated and their position extracted at level of the object chip.



**Retina chip**  
Retina output cells respond to relative intensity change (contrast)

0.35u CMOS  
64x64  
Pixel size (40u)<sup>2</sup>, Fill factor 9%, Dark level, 1lux  
1 Meps  
2 mA chip, 20mA board

**Convolution chip**  
Event-based convolution with arbitrary kernel size and 3 magnitude+1 sign bit weights

0.35u CMOS  
32x32  
input 3-33 Meps, output 25Meps  
"convolution throughput" 1-10<sup>7</sup>  
20-45mA chip, +20mA board


**Object chip**  
Can decide winning feature and scale based on as few as 2 interspike intervals

0.35u CMOS  
16x16 neurons x 8 dynamic synapses  
input 10Meps  
output 2Meps sustained, 10Meps peak  
36mA chip, 120mA board

**Delay Line chip, Learning Classifier chip**  
Learns to classify trajectories of feature space neurons using delays and unsupervised STDP learning network.

0.35u CMOS  
880 delay stages, each holding 8 events  
output 2Meps sustained, 10Meps peak  
8Meps chip+22mA board  
10Meps peak

32 neurons x 64 synapses  
global WTA inhibition  
4mA chip+22mA board  
input 0.5Meps



CAVIAR is the largest AER system yet assembled. It is a step towards efficient architectures for data-driven adaptive real time vision systems.

**Digital components**

- eps=events per second
- USB controlled monitor, mapper, sequencer 20 Meps
- PCI-bus monitor/sequencer ~10Meps
- 4x merger/splitter 20Meps
- Simple monitor ~120keps

Sponsored by EU grant IST-2001-34124 (CAVIAR), UNI-ETH Zurich, Spanish grant TIC-2003-08164-C03 (SAMANTA). We thank K. Boahen for sharing AER infrastructure and EU project ALAVLSI (G. Indiveri, S. Mitra) for sharing chip development resources for AER interfaces. Presented at NIPS 2005, Vancouver, Dec. 2005.